.png){kind=logo}
Stock image for illustration purposes only - book cover, edition or condition may vary.
Logic Synthesis for Low Power VLSI Designs
Iman, Sasan; Pedram, Massoud
€ 199.00
FREE Delivery in Ireland
Description for Logic Synthesis for Low Power VLSI Designs
Hardback. Provides detailed presentations of methodologies, algorithms and CAD tools for power modelling, estimation and analysis, synthesis and optimization at the logic level. It is designed for engineers, CAD professionals, and students with a basic knowledge of CMOS digital design and logic synthesis. Num Pages: 236 pages, biography. BIC Classification: TJF; UK. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 234 x 156 x 15. Weight in Grams: 1190.
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that ... Read more
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that ... Read more
Product Details
Format
Hardback
Publication date
1997
Publisher
Kluwer Academic Publishers United States
Number of pages
236
Condition
New
Number of Pages
236
Place of Publication
Dordrecht, Netherlands
ISBN
9780792380764
SKU
V9780792380764
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Logic Synthesis for Low Power VLSI Designs