Stock image for illustration purposes only - book cover, edition or condition may vary.
Formal Description Techniques and Protocol Specification, Testing and Verification
Togashi, Atsushi; Mizuno, Tadanori; Shiratori, Norio; Higashino, Teruo
€ 249.49
FREE Delivery in Ireland
Description for Formal Description Techniques and Protocol Specification, Testing and Verification
Hardback. Addresses the Formal Description Techniques (FDTs) applicable to Distributed Systems and Communication Protocols (such as Estelle, LOTOS, SDL, ASN.1, TTCN, Z, Automata, Process Algebra, and Logic). Series: IFIP Advances in Information and Communication Technology. Num Pages: 561 pages, biography. BIC Classification: UTP. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 234 x 156 x 31. Weight in Grams: 984.
FORTE/PSTV '97 addresses Formal Description Techniques (FDTs) applicable to Distributed Systems and Communication Protocols (such as Estelle, LOTOS, SDL, ASN.1, TTCN, Z, Automata, Process Algebra, Logic). The conference is a forum for presentation of the state-of-the-art in theory, application, tools and industrialization of FDTs, and provides an excellent orientation for newcomers.
FORTE/PSTV '97 addresses Formal Description Techniques (FDTs) applicable to Distributed Systems and Communication Protocols (such as Estelle, LOTOS, SDL, ASN.1, TTCN, Z, Automata, Process Algebra, Logic). The conference is a forum for presentation of the state-of-the-art in theory, application, tools and industrialization of FDTs, and provides an excellent orientation for newcomers.
Product Details
Format
Hardback
Publication date
1997
Publisher
Chapman and Hall United Kingdom
Number of pages
561
Condition
New
Series
IFIP Advances in Information and Communication Technology
Number of Pages
550
Place of Publication
London, United Kingdom
ISBN
9780412820601
SKU
V9780412820601
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Formal Description Techniques and Protocol Specification, Testing and Verification