.png){kind=logo}
Stock image for illustration purposes only - book cover, edition or condition may vary.
Processor Architecture
Silc, Jurij; Robic, Borut; Ungerer, Theo
€ 122.20
FREE Delivery in Ireland
Description for Processor Architecture
Paperback. Offers a survey of architectural mechanisms and implementation techniques for exploiting fine- and coarse-grained parallelism within microprocessors. Beginning with a review of past techniques, this monograph provides an account of techniques used in microprocessors, covering both the concepts involved and implementations in sample processors. Num Pages: 389 pages, 14 black & white illustrations, 34 black & white tables, biography. BIC Classification: AM; UYF. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 234 x 156 x 21. Weight in Grams: 581.
Today's microprocessors are the powerful descendants of the von Neumann 1 computer dating back to a memo of Burks, Goldstine, and von Neumann of 1946. The so-called von Neumann architecture is characterized by a se quential control flow resulting in a sequential instruction stream. A program counter addresses the next instruction if the preceding instruction is not a control instruction such as, e. g. , jump, branch, subprogram call or return. An instruction is coded in an instruction format of fixed or variable length, where the opcode is followed by one or more operands that can be data, addresses of ... Read more
Today's microprocessors are the powerful descendants of the von Neumann 1 computer dating back to a memo of Burks, Goldstine, and von Neumann of 1946. The so-called von Neumann architecture is characterized by a se quential control flow resulting in a sequential instruction stream. A program counter addresses the next instruction if the preceding instruction is not a control instruction such as, e. g. , jump, branch, subprogram call or return. An instruction is coded in an instruction format of fixed or variable length, where the opcode is followed by one or more operands that can be data, addresses of ... Read more
Product Details
Format
Paperback
Publication date
1999
Publisher
Springer-Verlag Berlin and Heidelberg GmbH & Co. KG Germany
Number of pages
389
Condition
New
Number of Pages
389
Place of Publication
Berlin, Germany
ISBN
9783540647980
SKU
V9783540647980
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Processor Architecture