×


 x 

Shopping cart
Khatri, Sunil P.; Gulati, Kanupriya - Hardware Acceleration of Eda Algorithms - 9781489983336 - V9781489983336
Stock image for illustration purposes only - book cover, edition or condition may vary.

Hardware Acceleration of Eda Algorithms

€ 172.02
FREE Delivery in Ireland
Description for Hardware Acceleration of Eda Algorithms Paperback. This text covers the acceleration of EDA algorithms using hardware platforms such as FPGAs and GPUs. In it, widely applied CAD algorithms are evaluated and compared for potential acceleration on FPGAs and GPUs. Num Pages: 214 pages, 20 black & white tables, biography. BIC Classification: TJFC; UGC. Category: (G) General (US: Trade). Dimension: 235 x 155 x 12. Weight in Grams: 338.
Single-threaded software applications have ceased to see signi?cant gains in p- formance on a general-purpose CPU, even with further scaling in very large scale integration (VLSI) technology. This is a signi?cant problem for electronic design automation (EDA) applications, since the design complexity of VLSI integrated circuits (ICs) is continuously growing. In this research monograph, we evaluate custom ICs, ?eld-programmable gate arrays (FPGAs), and graphics processors as platforms for accelerating EDA algorithms, instead of the general-purpose sing- threaded CPU. We study applications which are used in key time-consuming steps of the VLSI design ?ow. Further, these applications also have different degrees ... Read more

Product Details

Format
Paperback
Publication date
2014
Publisher
Springer-Verlag New York Inc. United States
Number of pages
214
Condition
New
Number of Pages
192
Place of Publication
New York, United States
ISBN
9781489983336
SKU
V9781489983336
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15

Reviews for Hardware Acceleration of Eda Algorithms

Goodreads reviews for Hardware Acceleration of Eda Algorithms


Subscribe to our newsletter

News on special offers, signed editions & more!