.png){kind=logo}
Stock image for illustration purposes only - book cover, edition or condition may vary.
Simulated Annealing for VLSI Design
Wong, D. F.; Leong, H. W.; Liu, H. W.
€ 127.01
FREE Delivery in Ireland
Description for Simulated Annealing for VLSI Design
Paperback. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 202 pages, biography. BIC Classification: PBKB; UGC. Category: (G) General (US: Trade). Dimension: 235 x 155 x 12. Weight in Grams: 343.
This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con cerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of com putation time. We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as ... Read more
This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con cerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of com putation time. We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as ... Read more
Product Details
Format
Paperback
Publication date
2011
Publisher
Springer-Verlag New York Inc. United States
Number of pages
202
Condition
New
Series
The Springer International Series in Engineering and Computer Science
Number of Pages
202
Place of Publication
New York, NY, United States
ISBN
9781461289470
SKU
V9781461289470
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Simulated Annealing for VLSI Design
`Individuals interested in design automation and, in particular, VLSI design will find this monograph a useful source of information on the application of the simulated annealing method.' Zentralblatt für Mathematik, 699 (1991)