Stock image for illustration purposes only - book cover, edition or condition may vary.
SystemVerilog Assertions and Functional Coverage
Ashok B. Mehta
€ 183.04
FREE Delivery in Ireland
Description for SystemVerilog Assertions and Functional Coverage
Hardback. This book offers a hands-on, application-oriented guide to the language and methodology of SystemVerilog Assertions and SystemVerilog Functional Coverage. Includes easy-to-understand examples, simulation logs and applications derived from real-world projects. Num Pages: 356 pages, 5 black & white tables, biography. BIC Classification: TJFC; UYF. Category: (P) Professional & Vocational. Dimension: 235 x 155 x 22. Weight in Grams: 748.
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications ... Read more
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications ... Read more
Product Details
Format
Hardback
Publication date
2013
Publisher
Springer-Verlag New York Inc. United States
Number of pages
356
Condition
New
Number of Pages
356
Place of Publication
New York, NY, United States
ISBN
9781461473237
SKU
V9781461473237
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
About Ashok B. Mehta
Ashok Mehta is a senior manager in TSMC's CPU/SoC Architecture and Methodology group working on System and 3DIC design projects. In the past, Ashok worked in engineering and management positions at DEC, Data General, Intel and AMCC. He has extensive experience in Design/Verification of complex SoC and Processor devices. He holds nine US patents on ESL and 3DIC designs. Ashok ... Read more
Reviews for SystemVerilog Assertions and Functional Coverage