Algorithms and Techniques for VLSI Layout Synthesis
Hill, Dwight D.; Shugard, Don; Fishburn, John P.; Keutzer, Kurt
€ 127.13
FREE Delivery in Ireland
Description for Algorithms and Techniques for VLSI Layout Synthesis
Paperback. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 212 pages, biography. BIC Classification: THR. Category: (G) General (US: Trade). Dimension: 235 x 155 x 12. Weight in Grams: 361.
This book describes a system of VLSI layout tools called IDA which stands for "Integrated Design Aides. " It is not a main-line production CAD environment, but neither is it a paper tool. Rather, IDA is an experimental environment that serves to test out CAD ideas in the crucible of real chip design. Many features have been tried in IDA over the years, some successfully, some not. This book will emphasize the former, and attempt to describe the features that have been useful and effective in building real chips. Before discussing the present state of IDA, it may be helpful ... Read more
This book describes a system of VLSI layout tools called IDA which stands for "Integrated Design Aides. " It is not a main-line production CAD environment, but neither is it a paper tool. Rather, IDA is an experimental environment that serves to test out CAD ideas in the crucible of real chip design. Many features have been tried in IDA over the years, some successfully, some not. This book will emphasize the former, and attempt to describe the features that have been useful and effective in building real chips. Before discussing the present state of IDA, it may be helpful ... Read more
Product Details
Format
Paperback
Publication date
2011
Publisher
Springer-Verlag New York Inc. United States
Number of pages
212
Condition
New
Series
The Springer International Series in Engineering and Computer Science
Number of Pages
212
Place of Publication
New York, NY, United States
ISBN
9781461289623
SKU
V9781461289623
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Algorithms and Techniques for VLSI Layout Synthesis