Designing Reliable and Efficient Networks on Chips
Srinivasan Murali
€ 197.98
FREE Delivery in Ireland
Description for Designing Reliable and Efficient Networks on Chips
Hardback. The book provides state-of-the-art methods to solve some of the most important problems encountered during NoC design. It is the first book to present in depth the state-of-the-art algorithms and optimization models for performing system-level design of NoCs. Series: Lecture Notes in Electrical Engineering. Num Pages: 208 pages, biography. BIC Classification: TJFC. Category: (P) Professional & Vocational. Dimension: 234 x 156 x 12. Weight in Grams: 1050.
Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design.
Product Details
Format
Hardback
Publication date
2009
Publisher
Springer-Verlag New York Inc. United States
Number of pages
208
Condition
New
Series
Lecture Notes in Electrical Engineering
Number of Pages
198
Place of Publication
New York, NY, United States
ISBN
9781402097560
SKU
V9781402097560
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
About Srinivasan Murali
Dr. Srinivasan Murali is a co-founder and CTO of iNoCs and a research scientist at the Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland. He received the MS and PhD degrees in Electrical Engineering from Stanford University in 2007. His research interests include interconnect design for Systems on Chips, with particular emphasis on developing CAD tools and design methods for Networks on Chips. His interests also include ... Read more
Reviews for Designing Reliable and Efficient Networks on Chips