Stock image for illustration purposes only - book cover, edition or condition may vary.
Switch-level Timing Simulation of MOS VLSI Circuits
Rao, Vasant B.; Overhauser, David V.; Trick, Timothy N.; Hajj, Ibrahim N.
€ 121.67
FREE Delivery in Ireland
Description for Switch-level Timing Simulation of MOS VLSI Circuits
Paperback. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 210 pages, biography. BIC Classification: THR; TJFC. Category: (G) General (US: Trade). Dimension: 235 x 155 x 12. Weight in Grams: 349.
Only two decades ago most electronic circuits were designed with a slide-rule, and the designs were verified using breadboard techniques. Simulation tools were a research curiosity and in general were mistrusted by most designers and test engineers. In those days the programs were not user friendly, models were inadequate, and the algorithms were not very robust. The demand for simulation tools has been driven by the increasing complexity of integrated circuits and systems, and it has been aided by the rapid decrease in the cost of com puting that has occurred over the past several decades. Today a wide range ... Read more
Only two decades ago most electronic circuits were designed with a slide-rule, and the designs were verified using breadboard techniques. Simulation tools were a research curiosity and in general were mistrusted by most designers and test engineers. In those days the programs were not user friendly, models were inadequate, and the algorithms were not very robust. The demand for simulation tools has been driven by the increasing complexity of integrated circuits and systems, and it has been aided by the rapid decrease in the cost of com puting that has occurred over the past several decades. Today a wide range ... Read more
Product Details
Format
Paperback
Publication date
2011
Publisher
Springer-Verlag New York Inc. United States
Number of pages
210
Condition
New
Series
The Springer International Series in Engineering and Computer Science
Number of Pages
210
Place of Publication
New York, NY, United States
ISBN
9781461289630
SKU
V9781461289630
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Switch-level Timing Simulation of MOS VLSI Circuits