Stock image for illustration purposes only - book cover, edition or condition may vary.
Embedded Memory Design for Multi-Core and Systems on Chip
Baker Mohammad
€ 118.43
FREE Delivery in Ireland
Description for Embedded Memory Design for Multi-Core and Systems on Chip
Hardback. Embedded Memory Design for Multi-Core and Systems on Chip Series: Analog Circuits and Signal Processing. Num Pages: 108 pages, 26 black & white illustrations, 37 colour illustrations, 11 black & white tables, 2 colou. BIC Classification: TJF; UYF. Category: (P) Professional & Vocational. Dimension: 235 x 155 x 13. Weight in Grams: 339.
This book describes the various tradeoffs systems designers face when designing embedded memory. Readers designing multi-core systems and systems on chip will benefit from the discussion of different topics from memory architecture, array organization, circuit design techniques and design for test. The presentation enables a multi-disciplinary approach to chip design, which bridges the gap between the architecture level and circuit level, in order to address yield, reliability and power-related issues for embedded memory.
This book describes the various tradeoffs systems designers face when designing embedded memory. Readers designing multi-core systems and systems on chip will benefit from the discussion of different topics from memory architecture, array organization, circuit design techniques and design for test. The presentation enables a multi-disciplinary approach to chip design, which bridges the gap between the architecture level and circuit level, in order to address yield, reliability and power-related issues for embedded memory.
Product Details
Format
Hardback
Publication date
2013
Publisher
Springer-Verlag New York Inc. United States
Number of pages
108
Condition
New
Series
Analog Circuits and Signal Processing
Number of Pages
95
Place of Publication
New York, NY, United States
ISBN
9781461488804
SKU
V9781461488804
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Embedded Memory Design for Multi-Core and Systems on Chip