Stock image for illustration purposes only - book cover, edition or condition may vary.
Low-power Digital VLSI Design
Bellaouar, Abdellatif; Elmasry, Mohamed I.
€ 234.66
FREE Delivery in Ireland
Description for Low-power Digital VLSI Design
Paperback. Num Pages: 530 pages, biography. BIC Classification: THR; TJFC. Category: (G) General (US: Trade). Dimension: 235 x 155 x 28. Weight in Grams: 836.
Low-Power Digital VLSI Design: Circuits and Systems addresses both process technologies and device modeling. Power dissipation in CMOS circuits, several practical circuit examples, and low-power techniques are discussed. Low-voltage issues for digital CMOS and BiCMOS circuits are emphasized. The book also provides an extensive study of advanced CMOS subsystem design. A low-power design methodology is presented with various power minimization techniques at the circuit, logic, architecture and algorithm levels.
Features:
Low-Power Digital VLSI Design: Circuits and Systems addresses both process technologies and device modeling. Power dissipation in CMOS circuits, several practical circuit examples, and low-power techniques are discussed. Low-voltage issues for digital CMOS and BiCMOS circuits are emphasized. The book also provides an extensive study of advanced CMOS subsystem design. A low-power design methodology is presented with various power minimization techniques at the circuit, logic, architecture and algorithm levels.
Features:
- Low-voltage CMOS device modeling, technology files, design rules
- Switching activity concept, low-power guidelines to engineering practice
- ... Read more
- Power dissipation of I/O circuits
- Multi- and low-VT CMOS logic, static power reduction circuit techniques
- State of the art design of low-voltage BiCMOS and CMOS circuits
- Low-power techniques in CMOS SRAMS and DRAMS
- Low-power on-chip voltage down converter design
- Numerous advanced CMOS subsystems (e.g. adders, multipliers, data path, memories, regular structures, phase-locked loops) with several design options trading power, delay and area
- Low-power design methodology, power estimation techniques
- Power reduction techniques at the logic, architecture and algorithm levels
- More than 190 circuits explained at the transistor level.
Product Details
Format
Paperback
Publication date
2012
Publisher
Springer-Verlag New York Inc. United States
Number of pages
530
Condition
New
Number of Pages
530
Place of Publication
New York, NY, United States
ISBN
9781461359999
SKU
V9781461359999
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Low-power Digital VLSI Design