.png){kind=logo}
Stock image for illustration purposes only - book cover, edition or condition may vary.
Design for Manufacturability: From 1D to 4D for 90-22 nm Technology Nodes
Artur Balasinski
€ 129.32
FREE Delivery in Ireland
Description for Design for Manufacturability: From 1D to 4D for 90-22 nm Technology Nodes
Hardcover. Design for Manufacturability Num Pages: 278 pages, 169 black & white illustrations, 45 colour illustrations, 31 black & white tables, biogra. BIC Classification: TGP; TJFC. Category: (P) Professional & Vocational. Dimension: 243 x 158 x 17. Weight in Grams: 554.
This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes. It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package.
This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes. It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package.
Product Details
Format
Hardback
Publication date
2013
Publisher
Springer
Number of pages
280
Condition
New
Number of Pages
278
Place of Publication
New York, NY, United States
ISBN
9781461417606
SKU
V9781461417606
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
About Artur Balasinski
Artur Balasinski is a Technology Design Integration Manager for Cypress Semiconductor in San Jose, California.
Reviews for Design for Manufacturability: From 1D to 4D for 90-22 nm Technology Nodes