.png){kind=logo}
Stock image for illustration purposes only - book cover, edition or condition may vary.
Low-power Variation-tolerant Design in Nanometer Silicon
. Ed(S): Bhunia, Swarup; Mukhopadhyay, Saibal
€ 136.71
FREE Delivery in Ireland
Description for Low-power Variation-tolerant Design in Nanometer Silicon
Hardback. Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. Editor(s): Bhunia, Swarup; Mukhopadhyay, Saibal. Num Pages: 440 pages, biography. BIC Classification: TBD; TJFC. Category: (P) Professional & Vocational. Dimension: 234 x 156 x 25. Weight in Grams: 816.
Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-threshold assignment and gate sizing can have large negative impact on parametric yield under process variations. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. We consider both logic and memory design aspects and cover modeling and analysis, as well as design methodology to achieve simultaneously low power and variation tolerance, while minimizing design overhead. This book will discuss current industrial practices and emerging challenges at future technology nodes.
Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-threshold assignment and gate sizing can have large negative impact on parametric yield under process variations. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. We consider both logic and memory design aspects and cover modeling and analysis, as well as design methodology to achieve simultaneously low power and variation tolerance, while minimizing design overhead. This book will discuss current industrial practices and emerging challenges at future technology nodes.
Product Details
Format
Hardback
Publication date
2010
Publisher
Springer-Verlag New York Inc. United States
Number of pages
440
Condition
New
Number of Pages
440
Place of Publication
New York, NY, United States
ISBN
9781441974174
SKU
V9781441974174
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Low-power Variation-tolerant Design in Nanometer Silicon